

GS1574A HD-LINX® II Adaptive Cable Equalizer

Features

- SMPTE 292M and SMPTE 259M compliant
- Automatic cable equalization
- Multi-standard operation from 143Mb/s to 1.485Gb/s
- Supports DVB-ASI at 270Mb/s
- Small footprint (4mm x 4mm)
- Pb-free and RoHS compliant
- Manual bypass (useful for low data rates with slow rise/fall times)
- Performance optimized for 270Mb/s and 1.485Gb/s
- Typical equalized length of Belden 1694A cable: 200m at 1.485Gb/s, 350m at 270Mb/s
- 50 Ω differential output (with internal 50 Ω pull-ups)
- Manual output mute or programmable mute based on max cable length adjust
- Single 3.3V power supply operation
- Operating temperature range: 0°C to +70°C

Application

• SMPTE 292M and SMPTE 259M Coaxial Cable Serial Digital Interfaces

Description

The GS1574A is a second-generation high-speed BiCMOS integrated circuit designed to equalize and restore signals received over 75Ω co-axial cable.

The GS1574A is designed to support SMPTE 292M and SMPTE 259M, and is optimized for performance at 270Mb/s and 1.485Gb/s.

The GS1574A features DC restoration to compensate for the DC content of SMPTE pathological test patterns.

A voltage programmable mute threshold (MCLADJ) is included to allow muting of the GS1574A output when an approximate selected cable length is reached for SMPTE 259M signals. This feature allows the GS1574A to distinguish between low amplitude SD-SDI signals and noise at the input of the device. The serial digital outputs of the GS1574A may be forced to a mute state by applying a voltage to the MUTE pin.

Power consumption is typically 215mW using a 3.3V power supply. The GS1574A is lead-free, and the encapsulation compound does not contain halogenated flame retardant.

This component and all homogeneous subcomponents are RoHS compliant.




Figure A: GS1574A Functional Block Diagram

Revision History

Version	ECR	PCN	Date	Changes and/or Modifications
10	156775	-	August 2011	Added the tape and reel part number to Table 9-1: GS1574A Ordering Information
9	153754	-	September 2009	Updated to latest Gennum template.
8	144435	-	March 2007	Added maximum power consumption to DC Electrical Characteristics.
7	141758	40438	August 2006	Modified 200m cable length in front page Features section and Detailed Description.
6	141576	40438	August 2006	Added 200m output cable length jitter data at 1.485Gb/s in AC Electrical Characteristics.
5	139634	38695	March 2006	Corrected pad standoff height and tolerances for pad width & package dimension. Corrected pad shape.
4	137744	-	September 2005	Convert to Data Sheet. Corrected typing errors. Corrected process to BiCMOS.
3	137321	-	June 2005	Amended notes on use of MCLADJ above 360 Mb/s.
2	137167	-	June 2005	Rephrased RoHS compliance statement.
1	136885	_	May 2005	Corrected description of connection for AGC and \overline{AGC} pins in the Pin Description table. Clarified solder reflow profile descriptions. Corrected minor typing errors.




Contents

Features1
Application1
Description1
Revision History 2
1. Pin Out
1.1 GS1574A Pin Assignment4
1.2 GS1574A Pin Descriptions4
2. Electrical Characteristics
2.1 Absolute Maximum Ratings6
2.2 DC Electrical Characteristics6
2.3 AC Electrical Characteristics7
3. Solder Reflow Profiles
4. Test Circuit
5. Input / Output Circuits 11
6. Detailed Description
6.1 Serial Digital Inputs
6.2 Cable Equalization
6.3 Programmable Mute Output14
6.4 Mute and Carrier Detect
7. Application Information
7.1 PCB Layout
7.2 Typical Application Circuit15
8. Package and Ordering Information
8.1 Package Dimensions
8.2 Recommended PCB Footprint
8.3 Packaging Data
8.4 Ordering Information



1. Pin Out



1.1 GS1574A Pin Assignment

Figure 1-1: 16-Pin QFN

1.2 GS1574A Pin Descriptions

Table	1-1:	GS1574	4A Pin	Descriptions
-------	------	--------	--------	--------------

Pin Number	Name	Timing	Туре	Description
1, 4	VEE_A	Analog	Power	Most negative power supply for analog circuitry. Connect to GND.
2, 3	sdi, sdi	Analog	Input	Serial digital differential input.
5, 6	AGC, AGC	Analog	-	External AGC capacitor. Connect pin 5 and pin 6 together as shown in the Typical Application Circuit on page 13.
7	BYPASS	Not Synchronous	Input	Forces the Equalizing and DC RESTORE stages into bypass mode when HIGH. No equalization occurs in this mode.
8	MCLADJ	Analog	Input	Maximum cable length adjust.
				Adjusts the approximate maximum amount of cable to be equalized (from 0m to the maximum cable length). The output is muted (latched to the last state) when the maximum cable length is achieved.
				NOTE: MCLADJ is only recommended for data rates up to 360Mb/s. For data rates above this, MCLADJ should be left floating.



Pin Number	Name	Timing	Туре	Description
9	VEE_D	Analog	Power	Most negative power supply for the digital circuitry and output buffer. Connect to GND.
10, 11	sdo, sdo	Analog	Output	Equalized serial digital differential output.
12	VEE_D	Analog	Power	Most negative power supply for the digital circuitry and output buffer. Connect to GND.
13	VCC_D	Analog	Power	Most positive power supply for the digital I/O pins of the device. Connect to +3.3V DC.
14	MUTE	Not Synchronous	Input	CONTROL SIGNAL INPUT levels are LVCMOS/LVTTL compatible. (3.3V Tolerant) When the MUTE pin is set HIGH by the application interface, the serial digital output of the device will be forced to a steady state. When the MUTE pin is set LOW, the serial digital output of the device will be active. NOTE: This pin may be connected directly to the CD pin to allow mute on loss of carrier.
15	CD	Not Synchronous	Output	STATUS SIGNAL OUTPUT Signal levels are LVCMOS/LVTTL compatible. Indicates the presence of a good input signal. When the CD pin is LOW, a good input signal has been detected. When this pin is HIGH, the input signal is invalid. This pin will indicate loss of carrier for data rates > 19Mb/s.
16	VCC_A	Analog	Power	Most positive power supply for the analog circuitry of the device. Connect to +3.3V DC.
-	Center Pad	_	Power	Internally bonded to VEE_A.

Table 1-1: GS1574A Pin Descriptions (Continued)



2. Electrical Characteristics

2.1 Absolute Maximum Ratings

Table 2-1: Absolute Maximum Ratings

Parameter	Value
Supply Voltage	-0.5V to +3.6 V _{DC}
Input ESD Voltage	2kV
Storage Temperature Range	-50°C < T _s < 125°C
Input Voltage Range (any input)	-0.3 to (V _{CC} +0.3)V
Operating Temperature Range	0°C to 70°C
Solder Reflow Temperature	260°C

2.2 DC Electrical Characteristics

Table 2-2: DC Electrical Characteristics

 V_{CC} = 3.3V ±5%, $~~T_{A}$ = 0°C to 70°C, unless otherwise shown

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
Supply Voltage	V _{CC}	_	3.135	3.3	3.465	V	±5%
Power Consumption	PD	T _A = 25°C	-	215	_	mW	_
		_	_	-	343	mW	_
Supply Current	I _s	T _A = 25°C	_	65	_	mA	_
Output Common Mode Voltage	V _{CMOUT}	T _A = 25°C	-	V _{CC} - ΔV _{SDO} /2	-	V	-
Input Common Mode Voltage	V _{CMIN}	T _A = 25°C	_	1.75	_	V	_
MCLADJ DC Voltage (to mute signal)	_	0m, T _A = 25°C	-	1.3	_	V	_
MCLADJ Range	_	T _A = 25°C	-	0.5	_	V	_
CD Output Voltage	V _{CD(OH)}	Carrier not present	2.4	_	_	V	_
	$V_{\overline{CD}(OL)}$	Carrier present	-	-	0.4	V	-



Table 2-2: DC Electrical Characteristics (Continued)

$V_{CC} = 3.3V \pm 5\%$,	$T_A = 0^{\circ}C$ to 70°C, unless otherwise shown
---------------------------	--

Parameter	Symbol	Conditions	Min	Тур	Мах	Units	Notes
Mute Input Voltage Required to Force Outputs to Mute	V _{Mute}	Min to Mute	2.0	-	-	V	-
Mute Input Voltage Required to Force Outputs Active	V _{Mute}	Max to Activate	_	_	0.8	V	-

2.3 AC Electrical Characteristics

Table 2-3: AC Electrical Characteristics

 V_{CC} = 3.3V ±5%, T_A = 0°C to 70°C, unless otherwise shown

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
Serial input data rate	DR _{SDO}	-	143	_	1485	Mb/s	-
Input Voltage Swing	ΔV_{SDI}	T _A =25°C, differential	720	800	950	mV _{p-p}	1
Output Voltage Swing	ΔV_{SDO}	100Ω load, T _A =25°C, differential	-	750	_	mV _{p-p}	-
Output Jitter for Various Cable Lengths and Data Rates	-	270Mb/s Belden 1694A: 0-350m Belden 8281: 0-280m	-	0.2	_	UI	2,5
	-	1.485Gb/s Belden 1694A: 0-140m Belden 8281: 0-100m	-	0.25	-	UI	2,5
	_	1.485Gb/s Belden 1694A: 140-200m	-	0.3	_	UI	4,5
Output Rise/Fall time	-	20% - 80%	_	80	220	ps	-
Mismatch in rise/fall time	-	-	-	-	30	ps	-
Duty cycle distortion	-	_	-	-	30	ps	-
Overshoot	-	_	-	-	10	%	-
Input Return Loss	-	-	15	_	-	dB	3
Input Resistance	_	single ended	-	1.64	-	kΩ	-
Input Capacitance	-	single ended	-	1	-	pF	-
Output Resistance	_	single ended	_	50	_	Ω	-

NOTES:

1. Om cable length.

2. All parts production tested. In order to guarantee jitter over the full range of specification ($V_{CC} = 3.3V \pm 5\%$, $T_A = 0^{\circ}C$ to 70°C, and 720-880mV launch swing from the SDI cable driver) the recommended applications circuit must be used.

3. Tested on CB1574A board from 5MHz to 2GHz.

4. Based on characterization data using the recommended applications circuit, at V_{CC} = 3.3V, T_A = 25°C, and 800mV launch swing from the SDI cable driver.

5. Equalizer Pathological test signal is used.



3. Solder Reflow Profiles

The device is manufactured with Matte-Sn terminations and is compatible with both standard eutectic and Pb-free solder reflow profiles. MSL qualification was performed using the maximum Pb-free reflow profile shown in Figure 3-1. The recommended standard Pb reflow profile is shown in Figure 3-2.






Figure 3-1: Maximum Pb-free Solder Reflow Profile (Preferred)





GS1574A HD-LINX® II Adaptive Cable Equalizer Data Sheet 33416 - 10 August 2011

Gennum

4. Test Circuit




Figure 4-1: Test Circuit

5. Input / Output Circuits




Figure 5-1: Input Equivalent Circuit




Figure 5-2: MCLADJ Equivalent Circuit






Figure 5-3: Output Circuit




Figure 5-4: MUTE and BYPASS Circuits




Figure 5-5: CD Circuit



6. Detailed Description

The GS1574A is a high speed BiCMOS IC designed to equalize serial digital signals.

The GS1574A can equalize both HD and SD serial digital signals, and will typically equalize 200m of Belden 1694A cable at 1.485Gb/s and 350m at 270Mb/s.

The GS1574A is powered from a single +3.3V power supply and consumes approximately 215mW of power.

6.1 Serial Digital Inputs

The serial data signal may be connected to the input pins (SDI/SDI) in either a differential or single ended configuration. AC coupling of the inputs is recommended, as the SDI and SDI inputs are internally biased at approximately 1.8V.

6.2 Cable Equalization

The input signal passes through a variable gain equalizing stage whose frequency response closely matches the inverse of the cable loss characteristic. In addition, the variation of the frequency response with control voltage imitates the variation of the inverse cable loss characteristic with cable length.

The edge energy of the equalized signal is monitored by a detector circuit which produces an error signal corresponding to the difference between the desired edge energy and the actual edge energy. This error signal is integrated by both an internal and an external AGC filter capacitor providing a steady control voltage for the gain stage. As the frequency response of the gain stage is automatically varied by the application of negative feedback, the edge energy of the equalized signal is kept at a constant level which is representative of the original edge energy at the transmitter. The equalized signal is also DC restored, effectively restoring the logic threshold of the equalized signal to its correct level independent of shifts due to AC coupling. The digital output signals have a nominal voltage of 750mV_{pp} differential, or 375mV_{pp} single ended when terminated with 50 Ω as shown in Figure 6-1.




Figure 6-1: Typical Output Voltage Levels



6.3 Programmable Mute Output

For SMPTE 259M inputs, the GS1574A incorporates a programmable threshold output mute (MCLADJ).

In applications where there are multiple input channels using the GS1574A, it is advantageous to have a programmable mute output to avoid signal crosstalk.

The output of the GS1574A can be muted when the input signal decreases below a certain input level. This threshold is determined using the input voltage applied to the MCLADJ pin. The MCLADJ pin may be left unconnected for applications where output muting is not required.

This feature has been designed for use in applications such as routers where signal crosstalk and circuit noise cause the equalizer to output erroneous data when no input signal is present. The use of a Carrier Detect function with a fixed internal reference does not solve this problem since the signal to noise ratio on the circuit board could be significantly less than the default signal detection level set by the on chip reference.

NOTE: MCLADJ is only recommended for data rates up to 360Mb/s. For data rates above this, MCLADJ should be left floating.

6.4 Mute and Carrier Detect

The GS1574A includes a MUTE input pin that allows the application interface to mute the serial digital output at any time. Set the MUTE pin HIGH to mute SDO and SDO. In this case, the outputs will mute regardless of the setting of the BYPASS pin.

A Carrier Detect output pin (\overline{CD}) indicates the presence of a valid signal at the input of the GS1574A. When \overline{CD} is LOW, the device has detected a valid input on SDI and \overline{SDI} . When \overline{CD} is HIGH, the device has not detected a valid input.

NOTE: $\overline{\text{CD}}$ will only detect loss of carrier for data rates greater than 19Mb/s. The $\overline{\text{CD}}$ output pin may be connected directly to the MUTE input pin to enable automatic muting of the GS1574A when no valid input signal has been detected.

NOTE: If the maximum cable length is exceeded and the device is not in bypass mode the GS1574A will not assert the \overline{CD} pin even if a carrier is present.




7. Application Information

7.1 PCB Layout

Special attention must be paid to component layout when designing serial digital interfaces for HDTV. An FR-4 dielectric can be used, however, controlled impedance transmission lines are required for PCB traces longer than approximately 1cm. Note the following PCB artwork features used to optimize performance:

- PCB trace width for HD rate signals is closely matched to SMT component width to minimize reflections due to change in trace impedance.
- The PCB ground plane is removed under the GS1574A input components to minimize parasitic capacitance.
- The PCB ground plane is removed under the GS1574A output components to minimize parasitic capacitance.
- High speed traces are curved to minimize impedance changes.



7.2 Typical Application Circuit

NOTE: All resistors in Ohms, capacitors in Farads, and inductors in Henrys, unless otherwise noted.

Figure 7-1: GS1574A Typical Application Circuit



8. Package and Ordering Information

8.1 Package Dimensions





Figure 8-1: Package Dimensions



8.2 Recommended PCB Footprint



The Center Pad should be connected to the most negative power supply plane for analog circuitry in the device (VEE_A) by a minimum of 5 vias.

Note: Suggested dimensions only. Final dimensions should conform to customer design rules and process optimizations.

8.3 Packaging Data

Table 8-1: Packaging Data

Parameter	Value
Package Type	4mm x 4mm 16-pin QFN
Package Drawing Reference	JEDEC M0220
Moisture Sensitivity Level	3
Junction to Case Thermal Resistance, $\theta_{\textbf{j-c}}$	31.0°C/W
Junction to Air Thermal Resistance, $\theta_{\text{j-a}}$ (at zero airflow)	43.8°C/W
Psi	11.0°C/W
Pb-free and RoHS compliant	Yes



9. Ordering Information

Table 9-1: GS1574A Ordering Information

Part Number	Package	Temperature Range
GS1574ACNE3	16-pin QFN	0°C to 70°C
GS1574ACTE3	16-pin QFN (250pc tape and reel)	0°C to 70°C

JAPAN KK

Japan

MEXICO

6-14-1, Nishi Shinjuku

Shinjuku Green Tower Building 27F

E-mail: gennum-japan@gennum.com

Web Site: http://www.gennum.co.jp

NORTH AMERICA WESTERN REGION

NORTH AMERICA EASTERN REGION

691 South Milpitas Blvd., Suite #200

E-mail: naw_sales@gennum.com

Venustiano Carranza 122 Int. 1

Shinjuku-ku, Tokyo, 160-0023

Phone: +81 (03) 3349-5501

Fax: +81 (03) 3349-5505

Centro, Aguascalientes

Phone: +1 (416) 848-0328

Phone: +1 (408) 934-1301

Fax: +1 (408) 934-1029

4281 Harvester Road Burlington, Ontario L7L 5M4

Phone: +1 (905) 632-2996 Fax: +1 (905) 632-2055

E-mail: nae_sales@gennum.com

Mexico CP 20000

Milpitas, CA 95035

United States

Canada

DOCUMENT IDENTIFICATION DATA SHEET

The product is in production. Gennum reserves the right to make changes to the product at any time without notice to improve reliability, function or design, in order to provide the best product possible.

GENNUM CORPORATE HEADQUARTERS

4281 Harvester Road, Burlington, Ontario L7L 5M4 Canada

CANADA

Suite 320, 3553 31st St. N.W. Calgary, Alberta T2L 2K7 Canada

Phone: +1 (403) 284-2672 Fax: +1 (905) 632-2055

415 Legget Drive, Suite 200 Kanata, Ontario K2K 2B2 Canada

Phone: +1 (613) 270-0458 Fax: +1 (613) 270-0429

GERMANY

Gennum Canada Limited Niederlassung Deutschland München, Germany

Phone: +49 89 309040 290 Fax: +49 89 309040 293 E-mail: gennum-germany@gennum.com

INDIA

#208(A), Nirmala Plaza, Airport Road, Forest Park Square Bhubaneswar 751009 India

Phone: +91 (674) 65304815 Fax: +91 (674) 259-5733

ELECTROSTATIC SENSITIVE DEVICES DO NOT OPEN PACKAGES OR HANDLE EXCEPT AT A STATIC-FREE WORKSTATION



Phone: +1 (905) 632-2996 E-mail: corporate@gennum.com Fax: +1 (905) 632-2055 www.gennum.com

TAIWAN

6F-4, No.51, Sec.2, Keelung Rd. Sinyi District, Taipei City 11502 Taiwan R.O.C.

Phone: (886) 2-8732-8879 Fax: (886) 2-8732-8870 E-mail: gennum-taiwan@gennum.com

UNITED KINGDOM

South Building, Walden Court Parsonage Lane, Bishop's Stortford Hertfordshire, CM23 5DB United Kingdom Phone: +44 1279 714170 Fax: +44 1279 714171

2, West Point Court, Great Park Road Bradley Stoke, Bristol BS32 4PY Great Britain Phone: +44 1454 462200 Fax: +44 1454 462201

SNOWBUSH IP - A DIVISION OF GENNUM

439 University Ave. Suite 1700 Toronto, Ontario M5G 1Y8 Canada Phone: +1 (416) 925-5643

Finite: +1 (416) 925-0543 Fax: +1 (416) 925-0581 E-mail: sales@snowbush.com

Web Site: http://www.snowbush.com

Gennum Corporation assumes no liability for any errors or omissions in this document, or for the use of the circuits or devices described herein. The sale of the circuit or device described herein does not imply any patent license, and Gennum makes no representation that the circuit or device is free from patent infringement.

All other trademarks mentioned are the properties of their respective owners.

GENNUM and the Gennum logo are registered trademarks of Gennum Corporation.

© Copyright 2004 Gennum Corporation. All rights reserved.

www.gennum.com

